The Verilog(r) Hardware Description Language

XV From the Old to the New xvii Acknowledgments xx Verilog A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits 11 Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Procedural Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment (

Author: Donald Thomas, Philip Moorby
Publisher: Springer
Published: 10/08/2008
Pages: 386
Binding Type: Paperback
Weight: 1.25lbs
Size: 9.10h x 6.00w x 0.90d
ISBN: 9780387849300

This title is not returnable